

M5i.33xx-x16 high performance 12 bit digitizer with 10 GS/s

- Up to 10 GS/s on one or 5 GS/s on two channels
- Versions with 10 GS/s, 6.4 GS/s and 3.2 GS/s
- Up to 4.7 GHz signal bandwidth
- Ultra Fast PCI Express x16 Gen3 interface
- Streaming Speed up to 12.8 GByte/s (6.4 GS/s)
- 4 input ranges: ±200 mV up to ±2.5 V
- 2 GSamples (4 GByte) on-board memory
- 8 GSamples (16 GByte) optional on-board memory
- Features: Single-Shot, Streaming, Multiple Recording, Timestamps, optional Average (Standard and Threshold defined)
- Direct data transfer to CUDA GPU using SCAPP option

Speed	SNR	ENOB
10.0 GS/s	52.3 dB	8.3 ENOB
6.4 GS/s	54.0 dB	8.7 ENOB
3.2 GS/s	54.5 dB	8.8 ENOB

FPGA Option: Block Average up to 1M with selective averaging for TOFMS





- PCle x16 Gen 3 Interface
 - Sustained streaming mode up to 12.8 GByte/s**
 - Included advanced cooling with dual cooling fans for proper airflow

Operati	na	Systems
	9	-

- Windows 7 (SP1), 8, 10, 11
- Server 2008 R2 and newer
- Linux Kernel 3.x, 4.x, 5.x, 6.x
- Windows/Linux 32 and 64 bit

Recommend	ed	Sof	two	are

- Visual C++, Delphi, GNU C++,
- VB.NET, C#, Java, Python, Julia
- SBench 6

Drivers • MATLAB

LabVIEWIVI

• IVI

Model	Resolution	1 channel	2 channels	Bandwidth
M5i.3367-x16	12 Bit	10 GS/s	5.0 GS/s	4.7 GHz
M5i.3360-x16	12 Bit	10 GS/s		4.7 GHz
M5i.3357-x16	12 Bit	10 GS/s	5.0 GS/s	3 GHz
M5i.3350-x16	12 Bit	10 GS/s		3 GHz
M5i.3337-x16	12 Bit	6.4 GS/s	3.2 GS/s	2 GHz
M5i.3330-x16	12 Bit	6.4 GS/s	-	2 GHz
M5i.3321-x16	12 Bit	3.2 GS/s	3.2 GS/s	1 GHz

General Information

The high-performance M5i.33xx series gives outstanding performance with the combination of high resolution, high samplingrate, high bandwidth and the world fastest streaming speed for Digitizers. On selected systems the card can stream continuously one channel with 6.4 GS/s and 12 bit resolution to CPU or GPU. The M5i series is based on the common API from Spectrum and uses the same software interface like all Spectrum products released since 2005.

*Some x16 PCle slots are for the use of graphic cards only and can't be used for other cards. **Throughput measured with a PCle root complex supporting a TLP size of 512 bytes.

Software Support

Windows drivers

The cards are delivered with drivers for Windows 7, Windows 8, Windows 10 and Windows 11 (each 32 bit and 64 bit). Programming examples for Visual C++, Delphi, Visual Basic, VB.NET, C#, Python, Java, Julia and IVI are included.


Linux Drivers



All cards are delivered with full Linux support. Pre compiled kernel modules are included for the most common distributions like Fedora, Suse, Ubuntu LTS or Debian. The Linux support includes SMP systems, 32 bit and 64 bit systems, versatile programming examples for GNU C++,

Python and Julia, as well as the possibility to get the kernel driver sources for your own compilation.

SBench 6



A base license of SBench 6, the easy-to-use graphical operating software for Spectrum cards, is included in the delivery. The base license makes it is possible to test the card, display acquired data and make some basic measurements. It's a valuable tool for checking the card's performance and assisting with the unit's initial

setup. The cards also come with a demo license for the SBench 6 professional version. This license gives the user the opportunity to test the additional features of the professional version with their hardware. The professional version contains several advanced measurement functions, such as FFTs and X/Y display, import and export utilities as well as support for all acquisition modes including data streaming. Data streaming allows the cards to continuously acquire data and transfer it directly to the PC RAM or hard disk. SBench 6 has been optimized to handle data files of several GBytes. SBench 6 runs under Windows as well as Linux (KDE, GNOME and Unity) operating systems. A test version of SBench 6 can be downloaded directly over the internet and can run the professional version in a simulation mode without any hardware installed. Existing customers can also request a demo license for the professional version from Spectrum. More details on SBench 6 can be found in the SBench 6 data sheet.

Third-party products

Spectrum supports the most popular third-party software products such as LabVIEW or MATLAB. All drivers come with detailed documentation and working examples are included in the delivery.

SCAPP - CUDA GPU based data processing



For applications requiring high performance signal and data processing Spectrum offers SCAPP (Spectrum's CUDA Access for Parallel Processing). The SCAPP SDK allows a direct link between Spectrum digitizers, AWGs or Digital Data Acquisition

Cards and CUDA based GPU cards. Once in the GPU users can harness the processing power of the GPU's multiple (up to 10000) processing cores and large (up to 48 GB) memories. SCAPP uses an RDMA (Linux only) process to send data at the full PCIe transfer speed to and from the GPU card. The SDK includes a set of examples for interaction between the Spectrum card and the GPU card and another set of CUDA parallel processing examples with easy building blocks for basic functions like filtering, averaging, data demultiplexing, data conversion or FFT. All the software is based on C/C++ and can easily be implemented, expanded and modified with normal programming skills.

Hardware features and options

PCI Express x16



The M5i series cards use a PCI Express x16 Gen 3 connection. They can be used in PCI Express x16 slots with hosts supporting Gen1, Gen2, Gen3 or Gen4.


Gen3 or Gen4 is needed to get full performance. The maximum sustained data transfer rate is more than 12.8 GByte/s per slot on systems with a PCIe payload size of 512. Physically supported slots that are electrically connected with less lanes can also be used with the M5i series cards, but with reduced data transfer rates.

Connections

The cards are equipped with SMA connectors for the analog signals as well as for clock input and output, trigger input and four multi-function I/O connectors (X0, X1, X2, X3). These multi-function connectors can be individually programmed to perform different functions:

- Trigger output
- Status output (armed, triggered, ready, ...)
- Synchronous digital inputs, being stored inside the analog data samples
- Asynchronous I/O lines
- Logic trigger inputs

Input Amplifier




The analog inputs can be adapted to real world signals using a wide variety of settings that are individual for each channel. By using software commands one can select a matching input

range and the signal offset can be compensated.

Automatic on-board calibration

All of the channels are calibrated in factory before the board is shipped. To compensate for different variations like PC power supply, temperature and aging, the software driver provides routines for an automatic onboard offset and gain calibration of all input ranges. All the cards contain a high precision on-board calibration reference.

<u>Ring buffer mode</u>



The ring buffer mode is the standard mode of all oscilloscope instruments. Digitized data is continuously written into a ring memory until a

trigger event is detected. After the trigger, post-trigger samples are recorded and pre-trigger samples can also be stored. The number of pre-trigger samples available simply equals the total ring memory size minus the number of post trigger samples.

FIFO mode

The FIFO or streaming mode is designed for continuous data transfer between the digitizer card and the PC memory. When mounted in a PCI Express x16 Gen 3 interface read streaming speeds of up to 12.8 GByte/s are possible. The maximum speed has been measured using a state-of-the-art motherboard with a PCIe payload size of 512. The control of the data stream is done automatically by the driver on interrupt request basis. The complete installed on-board memory is used to buffer the data, making the continuous streaming process extremely reliable.




Channel trigger

The digitizers offer a wide variety of trigger modes. These include a standard triggering mode based on a signals level and slope, like that found in most oscilloscopes. It is also possible to define a window mode, with two trigger levels, that enables triggering when signals enter or exit the window. Each input has its own trigger circuit which can be used to setup conditional triggers based on logical AND/OR patterns. All trigger modes can be combined with a re-arming mode for accurate trigger recognition even on noisy signals.

External trigger input

All boards can be triggered using an external analog or digital signal. The external trigger input has one comparator that can be used for standard edge and level triggers.


Multiple Recording



The Multiple Recording mode allows the recording of several trigger events with an extremely short re-arming time. The hardware doesn't need to be restarted in be-

tween. The on-board memory is divided in several segments of the same size. Each of them is filled with data if a trigger event occurs. Pre- and posttrigger of the segments can be programmed. The number of acquired segments is only limited by the used memory and is unlimited when using FIFO mode.

Firmware Option Block Average




The Block Average Module improves the fidelity of noisy repetitive signals. Multiple repetitive acquisitions with very small dead-time are accumulated and averaged.

Random noise is reduced by the averaging process improving the visibility of the repetitive signal. Additionally, synchronous noise can be reduced with a sample selection based on threshold detection prior to accumulation, for applications such as time of flight mass spectrometry (TOFMS).

The complete averaging process is done inside the FPGA of the digitizer generating no CPU load at all. The amount of data is greatly decreased as well as the needed transfer bandwidth is heavily reduced.

Timestamp



The timestamp function writes the time positions of the trigger events in an extra memory. The timestamps are relative to the start of recording, a defined zero time, ex-

ternally synchronized to a radio clock, an IRIG-B a GPS receiver. Using the external synchronization gives a precise time relation for acquisitions of systems on different locations.

External clock input and output

Using a dedicated connector a sampling clock can be fed in from an external system. Additionally it's also possible to output the internally used sampling clock on a separate connector to synchronize external equipment to this clock.

<u>Reference clock</u>



The option to use a precise external reference clock (normally 10 MHz) is necessary to synchronize the instrument for high-quality

measurements with external equipment (like a signal source). It's also possible to enhance the quality of the sampling clock in this way. The driver automatically generates the requested sampling clock from the fed in reference clock.

External Amplifiers



For the acquisition of extremely small voltage levels with a high bandwidth a series of external amplifiers is available. Each of the one channel amplifiers is working with a fixed input impedance and allows depending on the bandwidth - to select different amplification levels between x10 (20 dB) up to x1000 (60 dB). Us-

ing the external amplifiers of the SPA series voltage levels in the uV and mV area can be acquired.

Technical Data



Only figures that are given with a maximum reading or with a tolerance reading are guaranteed specifications. All other figures are typical characteristics that are given for information purposes only. Figures are valid for products stored for at least 2 hours inside the specified operating temperature range, after a 30 minute warm-up, after running an on-board calibration and with proper cooled products. All figures have been measured in lab environment with an environmental temperature between 20°C and 25°C and an altitude of less than 100 m.

Analog Inputs

D L ··		12 bit			
Resolution					
Input Range	software programmable	±200 mV, ±500 mV,	, ±1 V, ±2.5 V		
Input Type	fixed	Single-ended			
Input Offset (single-ended)	software programmable		00% of input range in	n steps of 1%	
ADC Differential non linearity (DNL)	ADC only	±0.3 LSB			
ADC Integral non linearity (INL)	ADC only	±2.5 LSB			
Offset error (full speed), DC signal	after warm-up and calibration	< 0.5% of range			
Gain error (full speed), DC signal	after warm-up and calibration	< 0.5% of reading			
Offset temperature drift	after warm-up and calibration	TBD			
Gain temperature drift	after warm-up and calibration	TBD			
Crosstalk: Signal 10 MHz, 50 Ω	any range, any channel	< -110 dB			
Crosstalk: Signal 100 MHz, 50 Ω	any range, any channel	< -103 dB			
Analog Input impedance	fixed	50 Ω			
Analog input coupling	fixed	DC			
Over voltage protection	input range ±200 mV		nax ±2.0 V peak inpu	-	
Over voltage protection	input range >= ±500 mV		x ±7.5 V peak input	-	
Anti-Aliasing Filter (standard)	6	•	ndwidth (see table be		
Channel selection (single-ended inputs)	software programmable		ximum is model deper		
Calibration	Internal		ne on sottware commo e issued after warm-up		nst the on-board references. Self
Calibration	External	External calibration constants are stored		d references used in so y.	elf-calibration. All calibration
	Input Range	M5i.3360-x16 M5i.3367-x16	M5i.3350-x16 M5i.3357-x16	M5i.3330-x16 M5i.3337-x16	M5i.3321-x16
lower bandwidth limit	all ranges	0 Hz (DC)	0 Hz (DC)	0 Hz (DC)	0 Hz (DC)
-3 dB bandwidth (minimum)	all ranges	4.7 GHz	3.0 GHz	2.0 GHz	1.0 GHz
-3 dB bandwidth (typical)	all ranges	4.8 GHz	3.1 GHz	2.2 GHz	1.1 GHz
				1.1 GHz	0.8 GHz
Flatness within ±0.5 dB	all ranges	2.0 GHz	1.8 GHz		
Flatness within ±0.5 dB					
Flatness within ±0.5 dB Trigger Available trigger modes	aii ranges software programmable			dow, Re-Arm, Or/And	, Delay
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution		Channel Trigger, Ext 12 bit	ernal, Software, Winc		, Delay
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger edge	software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling d	ernal, Software, Winc edge or both edges		, Delay
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger edge Trigger delay	software programmable software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling e 0 up to (256 GS - 32	ernal, Software, Winc edge or both edges 2) in steps of 32		, Delay
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger edge Trigger delay Trigger holdoff (for Multi)	software programmable software programmable software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling e 0 up to (256 GS - 32 0 up to (256 GS - 32	ernal, Software, Winc edge or both edges 2) in steps of 32 2) in steps of 32		, Delay
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger edge Trigger delay	software programmable software programmable software programmable software programmable 1 channel mode	Channel Trigger, Ext 12 bit Rising edge, falling e 0 up to (256 GS - 3; 0 up to (256 GS - 3; 352 samples (+ pro;	ernal, Software, Winc edge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger)		, Delay
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger edge Trigger delay Trigger holdoff (for Multi) Multi re-arming time	software programmable software programmable software programmable software programmable 1 channel mode 2 channel mode	Channel Trigger, Ext 12 bit Rising edge, falling d 0 up to (256 GS - 3: 0 up to (256 GS - 3: 352 samples (+ prog 176 samples (+ prog	ernal, Software, Wind edge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) grammed pretrigger)	dow, Re-Arm, Or/And	, Delay
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger edge Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO	software programmable software programmable software programmable 1 channel mode 2 channel mode software programmable	Channel Trigger, Ext 12 bit Rising edge, falling q 0 up to (256 GS - 3: 0 up to (256 GS - 3: 352 samples (+ prog 176 samples (+ prog 32 up to (32 kSamp	ernal, Software, Winc edge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) grammed pretrigger) les / channels) in step	dow, Re-Arm, Or/And	, Delay
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger edge Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Posttrigger at Standard Single	software programmable software programmable software programmable 1 channel mode 2 channel mode software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling e 0 up to (256 GS - 3: 0 up to (256 GS - 3: 352 samples (+ prog 176 samples (+ prog 32 up to (32 kSamp) 32 up to (256 GS - 3:	ernal, Software, Wind adge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) grammed pretrigger) les / channels) in step 32) in steps of 32	dow, Re-Arm, Or/And os of 32	, Delay
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger edge Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Posttrigger at Standard Single Memory depth	software programmable software programmable software programmable 1 channel mode 2 channel mode software programmable software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling e 0 up to (256 GS - 3 3 0 up to (256 GS - 3 3 52 samples (+ prog 1 76 samples (+ prog 3 2 up to (32 kSamp 3 2 up to (256 GS - 3 6 4 up to (Installed m	ernal, Software, Winc edge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) grammed pretrigger) les / channels) in step 32) in steps of 32 emory / channels) in	dow, Re-Arm, Or/And os of 32 steps of 32	, Delay
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger edge Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Posttrigger at Standard Single	software programmable software programmable software programmable 1 channel mode 2 channel mode software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling e 0 up to (256 GS - 3 3 0 up to (256 GS - 3 3 52 samples (+ prog 1 76 samples (+ prog 3 2 up to (32 kSamp 3 2 up to (256 GS - 3 6 4 up to (Installed m	ernal, Software, Wind adge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) grammed pretrigger) les / channels) in step 32) in steps of 32	dow, Re-Arm, Or/And os of 32 steps of 32	, Delay
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger edge Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Posttrigger at Standard Single Memory depth Multiple Recording segment size	software programmable software programmable software programmable 1 channel mode 2 channel mode software programmable software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling o 0 up to (256 GS - 3: 0 up to (256 GS - 3: 352 samples (+ prog 32 up to (32 kSamp 32 up to (32 kSamp 32 up to (256 GS - 3: 64 up to (Installed m 64 up to (Installed m 1 sample Standard, Startreset;	ernal, Software, Wind edge or both edges 2) in steps of 32 2) in steps of 32 2) in steps of 32 grammed pretrigger) les / channels) in step 32) in steps of 32 emory / channels) in emory / channels) in external reference cla 64 bit counter, incre	dow, Re-Arm, Or/And as of 32 steps of 32 steps of 32 pock (e.g. PPS from GP3 ments with sample clo	S, IRIG-B) sck (reset manually or on start)
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Posttrigger at Standard Single Memory depth Multiple Recording segment size Internal/External trigger accuracy Timestamp modes	software programmable software programmable software programmable 1 channel mode 2 channel mode software programmable software programmable software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling d 0 up to (256 GS - 32 0 up to (256 GS - 32 352 samples (+ prog 32 up to (32 kSamp 32 up to (32 kSamp 32 up to (256 GS - 3 64 up to (Installed m 64 up to (Installed m 1 sample	ernal, Software, Wind edge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) grammed pretrigger) les / channels) in step 32) in steps of 32 emory / channels) in emory / channels) in external reference cla 64 bit counter, incre 24 bit upper counter	dow, Re-Arm, Or/And os of 32 steps of 32 steps of 32 ock (e.g. PPS from GP: ments with sample clo r (increment with RefCi	S, IRIG-B) sck (reset manually or on start)
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Posttrigger at Standard Single Memory depth Multiple Recording segment size Internal/External trigger accuracy Timestamp modes	software programmable software programmable software programmable 1 channel mode 2 channel mode software programmable software programmable software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling e 0 up to (256 GS - 3: 0 up to (256 GS - 3: 352 samples (+ prog 176 samples (+ prog 32 up to (32 kSamp) 32 up to (256 GS - 3: 64 up to (Installed m 64 up to (Installed m 1 sample Standard, Startreset; RefClock:	ernal, Software, Wind adge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) grammed pretrigger) les / channels) in step 32) in steps of 32 emory / channels) in emory / channels) in external reference cla 64 bit counter, incre 24 bit upper counter 40 bit lower counter	dow, Re-Arm, Or/And os of 32 steps of 32 steps of 32 ock (e.g. PPS from GP: ments with sample clo r (increment with RefC · (increment with sample clo	S, IRIG-B) ck (reset manually or on start) lock)
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Posttrigger at Standard Single Memory depth Multiple Recording segment size Internal/External trigger accuracy Timestamp modes Data format Extra data Size per stamp	software programmable software programmable software programmable 1 channel mode 2 channel mode software programmable software programmable software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling d 0 up to (256 GS - 3: 0 up to (256 GS - 3: 352 samples (+ prog 32 up to (32 kSamp 32 up to (32 kSamp 32 up to (256 GS - 3: 64 up to (Installed m 1 sample Standard, Startreset; RefClock: none, acquisition of	ernal, Software, Wind adge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) grammed pretrigger) les / channels) in step 32) in steps of 32 emory / channels) in emory / channels) in external reference cla 64 bit counter, incre 24 bit upper counter 40 bit lower counter	dow, Re-Arm, Or/And os of 32 steps of 32 steps of 32 ock (e.g. PPS from GP: ments with sample clo r (increment with RefC · (increment with sample clo	S, IRIG-B) ck (reset manually or on start) lock) ple clock, reset with RefClock)
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Posttrigger at Standard Single Memory depth Multiple Recording segment size Internal/External trigger accuracy Timestamp modes Data format Extra data	software programmable software programmable software programmable 1 channel mode 2 channel mode software programmable software programmable software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling d 0 up to (256 GS - 3: 0 up to (256 GS - 3: 352 samples (+ prog 32 up to (32 kSamp 32 up to (256 GS - 64 up to (Installed m 1 sample Standard, Startreset; RefClock: none, acquisition of 128 bit = 16 bytes	ernal, Software, Wind edge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) grammed pretrigger) les / channels) in step 32) in steps of 32 emory / channels) in emory / channels) in external reference cla 64 bit counter, incre 24 bit upper counter 40 bit lower counter X0/X1/X2/X3 inputs	dow, Re-Arm, Or/And os of 32 steps of 32 steps of 32 cock (e.g. PPS from GP: ments with sample clo r (increment with RefC (increments with sample at r ingger time, trigge X0, X1, X2, X3	S, IRIG-B) ick (reset manually or on start) lock) ple clock, reset with RefClock) r source (for OR trigger)
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger edge Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Postrigger at Standard Single Memory depth Multiple Recording segment size Internal/External trigger accuracy Timestamp modes Data format Extra data Size per stamp External trigger External trigger type	software programmable software programmable software programmable 1 channel mode 2 channel mode software programmable software programmable software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling d 0 up to (256 GS - 3: 0 up to (256 GS - 3: 352 samples (+ prog 32 up to (32 kSamp 32 up to (256 GS - 3: 64 up to (Installed m 64 up to (Installed m 1 sample Standard, Startreset; RefClock: none, acquisition of 128 bit = 16 bytes Ext	ernal, Software, Wind edge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) grammed pretrigger) les / channels) in step 32) in steps of 32 emory / channels) in emory / channels) in external reference cla 64 bit counter, incre 24 bit upper counter 40 bit lower counter X0/X1/X2/X3 inputs	dow, Re-Arm, Or/And os of 32 steps of 32 steps of 32 ock (e.g. PPS from GP: ments with sample clo r (increment with RefC (increments with sample at trigger time, trigge	S, IRIG-B) sck (reset manually or on start) lock) ple clock, reset with RefClock) r source (for OR trigger)
Flatness within ±0.5 dB Flatness within ±0.5 dB Available trigger modes Channel trigger level resolution Trigger edge Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Posttrigger at Standard Single Memory depth Multiple Recording segment size Internal/External trigger accuracy Timestamp modes Data format Extra data Size per stamp External trigger External trigger type External trigger impedance	software programmable software programmable software programmable 1 channel mode 2 channel mode software programmable software programmable software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling d 0 up to (256 GS - 3: 0 up to (256 GS - 3: 352 samples (+ prog 32 up to (32 kSamp 32 up to (256 GS - 1 64 up to (Installed m 64 up to (Installed m 1 sample Standard, Startreset; RefClock: none, acquisition of 128 bit = 16 bytes Ext single level compared	ernal, Software, Wind edge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) grammed pretrigger) les / channels) in step 32) in steps of 32 emory / channels) in emory / channels) in external reference cla 64 bit counter, incre 24 bit upper counter 40 bit lower counter X0/X1/X2/X3 inputs	dow, Re-Arm, Or/And os of 32 steps of 32 steps of 32 cock (e.g. PPS from GP3 ments with sample clo r (increment with RefC (increments with sample clo r (increments with sample clo r (inc	S, IRIG-B) ck (reset manually or on start) lock) ple clock, reset with RefClock) r source (for OR trigger) nuts cations refer to
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger edge Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Postrigger at Standard Single Memory depth Multiple Recording segment size Internal/External trigger accuracy Timestamp modes Data format Extra data Size per stamp External trigger External trigger type	software programmable software programmable software programmable 1 channel mode 2 channel mode software programmable software programmable software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling q 0 up to (256 GS - 3: 0 up to (256 GS - 3: 352 samples (+ prog 32 up to (32 kSamp 32 up to (256 GS - 3: 64 up to (Installed m 1 sample Standard, Startreset; RefClock: none, acquisition of 128 bit = 16 bytes Ext single level compara 50 Ω or 3k Ω	ernal, Software, Wind edge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) grammed pretrigger) les / channels) in step 32) in steps of 32 emory / channels) in emory / channels) in external reference cla 64 bit counter, incre 24 bit upper counter 40 bit lower counter X0/X1/X2/X3 inputs	dow, Re-Arm, Or/And os of 32 steps of 32 steps of 32 ock (e.g. PPS from GP: ments with sample clo r (increments with sample clo r (increments with sample clo r (increments with sample clo r (increments with sample clo sample clo r (increments with sample clo r (increments wit	S, IRIG-B) ck (reset manually or on start) lock) ple clock, reset with RefClock) r source (for OR trigger) nuts cations refer to
Flatness within ±0.5 dB Flatness within ±0.5 dB Available trigger modes Channel trigger level resolution Trigger dge Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Posttrigger at Standard Single Memory depth Multiple Recording segment size Internal/External trigger accuracy Timestamp modes Data format Extra data Size per stamp External trigger External trigger type External trigger impedance External trigger over voltage protection	software programmable software programmable software programmable software programmable 1 channel mode 2 channel mode software programmable software programmable software programmable software programmable software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling d 0 up to (256 GS - 3; 0 up to (256 GS - 3; 352 samples (+ proc 32 up to (32 kSamp 32 up to (256 GS - 3; 64 up to (Installed m 1 sample Standard, Startreset; RefClock: none, acquisition of 128 bit = 16 bytes Ext single level compared 50 Ω or 3k Ω ±5 V ±20 V	ernal, Software, Wind edge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) grammed pretrigger) les / channels) in step 32) in steps of 32 emory / channels) in emory / channels) in external reference cla 64 bit counter, incre 24 bit upper counter 40 bit lower counter X0/X1/X2/X3 inputs	dow, Re-Arm, Or/And os of 32 steps of 32 steps of 32 ock (e.g. PPS from GP: ments with sample clo r (increments with sample clo r (increments with sample clo r (increments with sample clo r (increments with sample clo sample clo r (increments with sample clo r (increments wit	S, IRIG-B) ck (reset manually or on start) lock) ple clock, reset with RefClock) r source (for OR trigger) nuts cations refer to
Flatness within ±0.5 dB Flatness within ±0.5 dB Available trigger modes Channel trigger level resolution Trigger edge Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Posttrigger at Standard Single Memory depth Multiple Recording segment size Internal/External trigger accuracy Timestamp modes Data format Extra data Size per stamp External trigger External trigger impedance External trigger impedance External trigger input level	software programmable software programmable software programmable software programmable 1 channel mode 2 channel mode software programmable software programmable software programmable software programmable software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling d 0 up to (256 GS - 3: 0 up to (256 GS - 3: 352 samples (+ prog 176 samples (+ prog 32 up to (32 kSamp 32 up to (256 GS - 3: 64 up to (Installed m 1 sample Standard, Startreset; RefClock: none, acquisition of 128 bit = 16 bytes Ext single level compared 50 Ω or 3k Ω ±5 V ±20 V 7 Vrms	ernal, Software, Wind edge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) les / channels) in step 32) in steps of 32 emory / channels) in emory / channels) in external reference cla 64 bit counter, incre 24 bit upper counter 40 bit lower counter X0/X1/X2/X3 inputs tor	dow, Re-Arm, Or/And os of 32 steps of 32 steps of 32 ock (e.g. PPS from GP: ments with sample clo r (increments with sample clo r (increments with sample clo r (increments with sample clo r (increments with sample clo sample clo r (increments with sample clo r (increments wit	S, IRIG-B) ck (reset manually or on start) lock) ple clock, reset with RefClock) r source (for OR trigger) nuts cations refer to
Flatness within ±0.5 dB Flatness within ±0.5 dB Available trigger modes Channel trigger level resolution Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Posttrigger at Standard Single Memory depth Multiple Recording segment size Internal/External trigger accuracy Timestamp modes Data format External trigger External trigger pe External trigger impedance External trigger over voltage protection External trigger sensitivity (minimum required signal	software programmable software programmable software programmable software programmable 2 channel mode 2 channel mode software programmable software programmable software programmable software programmable software programmable software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling d 0 up to (256 GS - 3; 352 samples (+ proc 32 up to (32 kSamp 32 up to (32 kSamp 32 up to (156 GS - 3; 64 up to (Installed m 1 sample Standard, Startreset; RefClock: none, acquisition of 128 bit = 16 bytes Ext single level compared 50 Ω or 3k Ω ±5 V 20 V 7 Vrms 200 mVpp	ernal, Software, Wind edge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) les / channels) in step 32) in steps of 32 emory / channels) in emory / channels) in external reference cla 64 bit counter, incre 24 bit upper counter 40 bit lower counter X0/X1/X2/X3 inputs tor	dow, Re-Arm, Or/And os of 32 steps of 32 steps of 32 ock (e.g. PPS from GP: ments with sample clo r (increments with sample clo r (increments with sample clo r (increments with sample clo r (increments with sample clo sample clo r (increments with sample clo r (increments wit	S, IRIG-B) ck (reset manually or on start) lock) ple clock, reset with RefClock) r source (for OR trigger) nuts cations refer to
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Posttrigger at Standard Single Memory depth Multiple Recording segment size Internal/External trigger accuracy Timestamp modes Data format Extra data Size per stamp External trigger External trigger impedance External trigger over voltage protection External trigger sensitivity (minimum required signal External trigger level	software programmable software programmable software programmable software programmable 2 channel mode 2 channel mode software programmable software programmable software programmable software programmable software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling q 0 up to (256 GS - 3: 0 up to (256 GS - 3: 352 samples (+ prog 176 samples (+ prog 32 up to (32 kSamp 32 up to (256 GS - 3: 64 up to (Installed m 64 up to (Installed m 1 sample Standard, Startreset; RefClock: none, acquisition of 128 bit = 16 bytes Ext single level compara 50 Ω or 3k Ω ±5 V ±20 V 7 Vrms 200 mVpp ±5 V with a stepsize DC to 2 GHz DC to 750 MHz	ernal, Software, Wind edge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) les / channels) in step 32) in steps of 32 emory / channels) in emory / channels) in external reference cla 64 bit counter, incre 24 bit upper counter 40 bit lower counter X0/X1/X2/X3 inputs tor	dow, Re-Arm, Or/And os of 32 steps of 32 steps of 32 steps of 32 ock (e.g. PPS from GP: ments with sample clo r (increment with RefC: (increments with sample clo r (increment with RefC: (increments with sample clo r (increment with sample clo r (in	S, IRIG-B) ck (reset manually or on start) lock) ple clock, reset with RefClock) r source (for OR trigger) nuts cations refer to
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Posttrigger at Standard Single Memory depth Multiple Recording segment size Internal/External trigger accuracy Timestamp modes Data format Extra data Size per stamp External trigger External trigger impedance External trigger over voltage protection External trigger sensitivity (minimum required signal External trigger level	software programmable software programmable software programmable software programmable 1 channel mode 2 channel mode software programmable software programmable	Channel Trigger, Ext 12 bit Rising edge, falling q 0 up to (256 GS - 3: 0 up to (256 GS - 3: 352 samples (+ prog 32 up to (32 kSamp 32 up to (256 GS - 3: 64 up to (Installed m 1 sample Standard, Startreset; RefClock: none, acquisition of 128 bit = 16 bytes Ext single level compared 50 Ω or 3k Ω ±5 V ±20 V 7 Vrms 200 mVpp ±5 V with a stepsize DC to 2 GHz	ernal, Software, Wind edge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) les / channels) in step 32) in steps of 32 emory / channels) in emory / channels) in external reference cla 64 bit counter, incre 24 bit upper counter 40 bit lower counter X0/X1/X2/X3 inputs tor	dow, Re-Arm, Or/And os of 32 steps of 32 steps of 32 ock (e.g. PPS from GP3 ments with sample clo r (increment with RefC) (increments with sample clo r (increments with sample trigger time, trigge X0, X1, X2, X3 3.3V LVTTL logic inp For electrical specific "Multi Purpose I/O I DC to 125 MHz	S, IRIG-B) ck (reset manually or on start) lock) ple clock, reset with RefClock) r source (for OR trigger) nuts cations refer to
Flatness within ±0.5 dB Trigger Available trigger modes Channel trigger level resolution Trigger delay Trigger holdoff (for Multi) Multi re-arming time Pretrigger at Multi, FIFO Posttrigger at Standard Single Memory depth Multiple Recording segment size Internal/External trigger accuracy Timestamp modes Data format Extra data Size per stamp External trigger External trigger impedance External trigger over voltage protection External trigger sensitivity (minimum required signal External trigger level	software programmable software programmable software programmable 1 channel mode 2 channel mode software programmable software programmable software programmable software programmable software programmable software programmable 50 Ω termination 3k Ω termination swing) software programmable 50 Ω	Channel Trigger, Ext 12 bit Rising edge, falling q 0 up to (256 GS - 3: 0 up to (256 GS - 3: 352 samples (+ prog 176 samples (+ prog 32 up to (32 kSamp 32 up to (256 GS - 3: 64 up to (Installed m 64 up to (Installed m 1 sample Standard, Startreset; RefClock: none, acquisition of 128 bit = 16 bytes Ext single level compara 50 Ω or 3k Ω ±5 V ±20 V 7 Vrms 200 mVpp ±5 V with a stepsize DC to 2 GHz DC to 750 MHz	ernal, Software, Wind edge or both edges 2) in steps of 32 2) in steps of 32 grammed pretrigger) les / channels) in step 32) in steps of 32 emory / channels) in emory / channels) in external reference cla 64 bit counter, incre 24 bit upper counter 40 bit lower counter X0/X1/X2/X3 inputs tor	dow, Re-Arm, Or/And os of 32 steps of 32 steps of 32 steps of 32 ock (e.g. PPS from GP: ments with sample clo r (increment with RefC: (increments with sample clo r (increment with RefC: (increments with sample clo r (increment with sample clo r (in	S, IRIG-B) ck (reset manually or on start) lock) ple clock, reset with RefClock) r source (for OR trigger) nuts cations refer to

Multi Purpose I/O lines (front-plate)

Number of multi purpose lines Input: available signal types Input: impedance Input: maximum voltage level Input: signal levels Input: bandwith	software programmable software programmable	four, named X0, X1, X2, X3 Logic Trigger, Asynchronous Digital-In, Synchronous Digital-In, Timestamp Reference Clock 10 kΩ to 3.3 V or 50 Ω to GND -0.5 V to +4.0 V 3.3 V LVTTL (Low ≤ 0.8 V, High ≥ 2.0 V) 125 MHz
Output: available signal types Output: impedance Output: signal levels Output: type Output: drive strength	software programmable	Asynchronous Digital-Out, Trigger Output, Run, Arm, System Clock 50 Ω 3.3 V LVTTL 3.3V LVTTL, TTL compatible for high impedance loads Capable of driving 50 Ω loads, maximum drive strength ±48 mA
Output: internal update rate Output: min high/low time Output: max signal frequency	M5i.33xx	Current sampling clock ≤ 3.2 GS/s : 1/4 of sampling clock Current sampling clock > 3.2 GS/s and ≤ 6.4 GS/s : 1/8 of sampling clock 4 ns 125 MHz
<u>Clock</u>		
Clock Modes Internal clock accuracy Clock setup range	software programmable	internal PLL, external reference clock ≤ ±1 ppm base frequency or divided base frequency
Clock setup base frequencies	M5i.3321 M5i.3330/M5i.3337 M5i.3350/M5i.3357 M5i.3360/M5i.3367	3.2 GS/s 6.4 GS/s 10.0 GS/s 10.0 GS/s
Clock setup divider		power of 2: 2, 4, 8, 16, 32, , 524288, 1048576
Clock setup examples	M5i.3330/M5i.3337	6.4 GS/s, 3.2 GS/s, 1.6 GS/s, 800 MS/s,, 6.1 kS/s
External reference clock range	software programmable	$\geq 2~\text{MHz}$ and $\leq 750~\text{MHz}$ in steps of 2 MHz
External reference clock input impedance		50 Ω fixed
External reference clock input coupling		AC coupling
External reference clock input edge External reference clock input type		Rising edge Single-ended, sine wave or square wave
External reference clock input type External reference clock input swing	min max	single-ended, sine wave or square wave 200 mVpp 3 Vpp
External reference clock input max DC voltage		±10 V (with max 3.0 V difference between low and high level)
External reference clock input duty cycle requirement		45% to 55%
Clock setup granularity when using reference clock		divider: maximum sampling rate divided by: TBD
Internal reference clock output type		Single-ended, AC-coupled, LVPECL, 720 mVpp (typ)
Internal reference clock output frequency		sampling rate/64 (example 3.2 GS/s sampling rate, clock output = 50 MHz)
Channel to channel skew on one card		< TBD ps (typical)

Block Average Signal Processing Option M5i.33xx

Averaging/Accumulation Modes Minimum Waveform Length	Software programmable	Standard or threshold defined averaging (TDA) for positive or negative pulses 64 samples
Minimum Waveform Stepsize		32 samples
Maximum Waveform Length	1 channel active	1 MSamples
Maximum Waveform Length	2 channels active	512 kSamples
Minimum Number of Averages		2
Maximum Number of Averages		1024 (1k)
Data Output Format	fixed	32 bit signed integer
Re-Arming Time between waveforms	1 channel mode	352 samples (+ programmed pretrigger)
	2 channel mode	176 samples (+ programmed pretrigger)
Re-Arming Time between end of average to start of next average		Two times the programmed segment length's (L) acquisition time: t = 2 * SegmentLen * ActiveChannels / Samplerate

Connectors

Analog Inputs (one for each single-ended input)	SMA female	Cable-Type: Cab-3mA-xx-xx
Trigger Input	SMA female	Cable-Type: Cab-3mA-xx-xx
Clock Input	SMA female	Cable-Type: Cab-3mA-xx-xx
Clock Output	SMA female	Cable-Type: Cab-3mA-xx-xx
Multi Purpose I/O	SMA female	Cable-Type: Cab-3mA-xx-xx
Power Connector	PCle 6-pin power +12V+GND	Must be supplied by PC power supply

Connection Cycles

 All connectors have an expected lifetime as specified below. Please avoid to exceed the specified connection cycles or use connector savers.

 SMA connector
 500 connection cycles

 PCle connector
 50 connection cycles

 PCle power connector
 30 connection cycles

Environmental and Physical Details

Dimension (Single Card including rear fans)		L x H x W: 241 mm x 107 mm x 40 mm (double slot width)
Weight	maximum	780 g
Warm up time		30 minutes (running acquisition at full speed)
Operating temperature		0°C to 50°C
Storage temperature		-10°C to 70°C
Humidity		10% to 90%
Dimension of packing	1 card	470 mm x 250 mm x 130 cm
Volume weight of packing	1 card	4 kg

PCI Express specific details

· · ·	
PCIe connector type	x16 Generation 3 (Gen3)
PCle slot compatibility (physical)	x16
PCle slot compatibility (electrical)	x1, x2, x4, x8, x16 with PCle Gen1, Gen2, Gen3, Gen4 or Gen5
Sustained streaming mode (Card-to-System):	> 12.8 GB/s (measured on PCIe x16 Gen3 with a chipset supporting a 512 bytes TLP) > 11.2 GB/s (measured on PCIe x16 Gen3 with a chipset supporting a 256 bytes TLP)
PCIe max card controller TLP	512 (lower values will limit maximum streaming speed)

Compliant with CE Mark Electromagnetic Compatibility Directive 2014/30/EU (EMC) Applied Standards: EN 55032: 2016 (CISPR 32) EN 61000-4-2: 2009 (IEC 61000-4-2) EN 61000-4-3: 2011 (IEC 61000-4-3) Compliant with CE Mark Low Voltage Directive 2014/35/EU (IVD) Applied Standards: IEC 61010-1: 2010 / EN 61010-1: 2010 Parks Directive 2015 (263 /EC

RoHS Directive 2015/863/EC RoHS Directive 2011/65/EC (RoHS II) RoHS Directive 2002/95/EC (RoHS)

5 years starting with the day of delivery

REACH directive 2006/1907/EC

Life-time, free of charge

PCIe max card controller TLP

Certification, Compliance, Warranty

According to EN ISO/IEC 17050-1:2010 EMC Compliance

Safety Compliance

RoHS Compliance

REACH Compliance Product warranty Software and firmware updates

Power Consumption

	Bus Connector		Power Conne	ctor*
	3.3V	12 V	12 V	Total
M5i.3357-x16/M5i.3367-x16	0.3 A	n.a.	3.2 A	39 W
M5i.3350-x16/M5i.3360-x16	0.3 A	n.a.	3.0 A	37 W
M5i.3337-x16	0.3 A	n.a.	3.0 A	37 W
M5i.3330-x16	0.3 A	n.a.	2.8 A	35 W
M5i.3321-x16	0.3 A	n.a.	3.0 A	37 W

*A separate power connection to the card is mandatory. The card cannot be powered solely by the PCIe bus connector

<u>MTBF</u>

MTBF

TBD hours

Dynamic Parameters 10.0 GS/s 4.7 GHz models

	M5i.3360-x16 and M5i.3367-x16 - 12 Bit 10 GS/s (channel 0)											
Input Range			±200) mV					±500) mV		
Test signal frequency	10 MHz	40 MHz	70 MHz	240 MHz	600 MHz	1.2 GHz	10 MHz	40 MHz	70 MHz	240 MHz	600 MHz	1.2 GHz
SNR (typ)	50.9 dB	50.3 dB	50.6 dB	50.0 dB	50.4 dB	50.9 dB	51.8 dB	51.5 dB	51.2 dB	50.9 dB	51.4 dB	50.8 dB
THD (typ)	-65.9 dB	-67.4 dB	-69.6 dB	-60.0 dB	-53.7 dB	-57.4 dB	-70.6 dB	-69.1 dB	-65.5 dB	-61.4 dB	-58.8 dB	-57.8 dB
SFDR (typ), incl. harm.	59.7 dB	57.6 dB	59.6 dB	58.1 dB	55.1 dB	57.9 dB	61.2 dB	59.3 dB	58.8 dB	58.2 dB	60.5 dB	58.4 dB
SFDR (typ), excl. harm.	59.7 dB	57.6 dB	59.6 dB	58.1 dB	60.7 dB	61.4 dB	61.2 dB	59.3 dB	58.8 dB	58.2 dB	63.9 dB	60.1 dB
SINAD/THD+N (typ)	50.8 dB	50.3 dB	50.6 dB	49.6 dB	48.7 dB	50.0 dB	51.7 dB	51.4 dB	51.1 dB	50.6 dB	50.7 dB	50.0 dB
enob (Sinad)	8.2 LSB	8.1 LSB	8.1 LSB	8.0 LSB	7.8 LSB	8.0 LSB	8.3 LSB	8.2 LSB	8.2 LSB	8.1 LSB	8.1 LSB	8.0 LSB
enob (SNR)	8.2 LSB	8.1 LSB	8.1 LSB	8.0 LSB	8.1 LSB	8.2 LSB	8.3 LSB	8.3 LSB	8.2 LSB	8.1 LSB	8.2 LSB	8.1 LSB

		M5i.3360-x16 and M5i.3367-x16 - 12 Bit 10 G5/s (channel 0)											
Input Range			±l	٧		±2.5 V							
Test signal frequency	10 MHz	40 MHz	70 MHz	240 MHz	600 MHz	1.2 GHz	10 MHz	40 MHz	70 MHz	240 MHz	600 MHz	1.2 GHz	
SNR (typ)	51.3 dB	51.4 dB	51.3 dB	51.0 dB	51.3 dB	50.9 dB	51.3 dB	51.4 dB	51.3 dB	51.0 dB	51.3 dB	50.9 dB	
THD (typ)	-70.0 dB	-67.3 dB	-68.9 dB	-61.1 dB	-58.3 dB	-57.4 dB	-70.0 dB	-67.3 dB	-68.9 dB	-61.1 dB	-58.3 dB	-57.4 dB	
SFDR (typ), incl. harm.	59.4 dB	60.4 dB	58.9 dB	58.9 dB	59.1 dB	57.9 dB	59.4 dB	60.4 dB	58.9 dB	58.9 dB	59.1 dB	57.9 dB	
SFDR (typ), excl. harm.	59.4 dB	60.4 dB	58.9 dB	58.9 dB	62.3 dB	61.4 dB	59.4 dB	60.4 dB	58.9 dB	58.9 dB	62.3 dB	61.4 dB	
SINAD/THD+N (typ)	51.3 dB	51.3 dB	51.1 dB	50.6 dB	50.6 dB	50.1 dB	51.3 dB	51.3 dB	51.1 dB	50.6 dB	50.6 dB	50.1 dB	
enob (Sinad)	8.2 LSB	8.2 LSB	8.2 dB	8.1 LSB	8.1 LSB	8.0 LSB	8.2 LSB	8.2 LSB	8.2 dB	8.1 LSB	8.1 LSB	8.0 LSB	
ENOB (SNR)	8.2 LSB	8.2 LSB	8.2 dB	8.2 LSB	8.2 dB	8.2 LSB	8.2 LSB	8.2 LSB					

Dynamic Parameters 10.0 GS/s 3.0 GHz models

l				M5i.3350)-x16 and /	A5i.3357-x	16 - 12 Bit	10 GS/s (ch	annel 0)			1
Input Range			±200) mV		±500) mV					
Test signal frequency	10 MHz	40 MHz	70 MHz	240 MHz	600 MHz	1.2 GHz	10 MHz	40 MHz	70 MHz	240 MHz	600 MHz	1.2 GHz
SNR (typ)	51.5 dB	52.0 dB	51.3 dB	51.0 dB	50.9 dB	50.8 dB	52.0 dB	52.0 dB	51.2 dB	52.3 dB	51.5 dB	51.3 dB
THD (typ)	-66.8 dB	-65.3 dB	-65.2 dB	-65.4 dB	-55.7 dB	-54.8 dB	-65.5 dB	-63.1 dB	-65.9 dB	-65.2 dB	-58.6 dB	-58.8 dB
SFDR (typ), incl. harm.	56.0 dB	55.7 dB	54.6 dB	54.8 dB	55.6 dB	55.0 dB	55.7 dB	64.7 dB	54.3 dB	58.9 dB	59.6 dB	52.5 dB
SFDR (typ), excl. harm.	56.0 dB	55.7 dB	54.6 dB	54.8 dB	55.6 dB	55.6 dB	55.7 dB	67.0 dB	54.3 dB	58.9 dB	59.6 dB	52.5 dB
SINAD/THD+N (typ)	51.3 dB	51.8 dB	51.2 dB	50.9 dB	49.6 dB	49.4 dB	51.8 dB	51.9 dB	51.1 dB	52.2 dB	50.7 dB	49.2 dB
enob (Sinad)	8.2 LSB	8.3 LSB	8.2 LSB	8.2 LSB	8.0 LSB	7.9 LSB	8.3 LSB	8.3 LSB	8.2 LSB	8.4 LSB	8.1 LSB	7.9 LSB
enob (SNR)	8.3 LSB	8.3 LSB	8.2 LSB	8.2 LSB	8.2 LSB	8.0 LSB	8.3 LSB	8.3 LSB	8.2 LSB	8.4 LSB	8.2 LSB	8.2 LSB

		M5i.3350-x16 and M5i.3357-x16 - 12 Bit 10 GS/s (channel 0)											
Input Range			±l	٧			±2.5 V						
Test signal frequency	10 MHz	40 MHz	70 MHz	240 MHz	600 MHz	1.2 GHz	10 MHz	40 MHz	70 MHz	240 MHz	600 MHz	1.2 GHz	
SNR (typ)	51.7 dB	52.0 dB	51.7 dB	51.6 dB	51.2 dB	51.2 dB	52.0 dB	52.0 dB	51.2 dB	52.3 dB	51.5 dB	51.0 dB	
THD (typ)	-66.4 dB	-66.5 dB	-66.5 dB	-64.7 dB	-58.5 dB	-60.5 dB	-65.5 dB	-63.1 dB	-65.9 dB	-65.2 dB	-58.6 dB	-64.4 dB	
SFDR (typ), incl. harm.	55.8 dB	63.6 dB	55.9 dB	54.9 dB	59.5 dB	57.7 dB	55.7 dB	64.7 dB	54.3 dB	58.9 dB	59.6 dB	60.4 dB	
SFDR (typ), excl. harm.	55.8 dB	63.7 dB	55.9 dB	54.9 dB	60.0 dB	57.7 dB	55.7 dB	67.0 dB	54.3 dB	58.9 dB	59.6 dB	60.4 dB	
SINAD/THD+N (typ)	51.6 dB	51.9 dB	51.7 dB	51.5 dB	50.5 dB	51.2 dB	51.8 dB	51.9 dB	51.1 dB	52.2 dB	50.7 dB	50.9 dB	
enob (Sinad)	8.3 LSB	8.3 LSB	8.3 dB	8.3 LSB	8.1 LSB	8.2 LSB	8.3 LSB	8.3 LSB	8.2 LSB	8.4 LSB	8.1 LSB	8.1 LSB	
enob (SNR)	8.3 LSB	8.3 LSB	8.3 dB	8.3 LSB	8.2 LSB	8.2 LSB	8.3 LSB	8.3 LSB	8.2 LSB	8.4 LSB	8.2 LSB	8.2 LSB	

Dynamic Parameters 6.4 GS/s models

	M5i.3330-x16 and M5i.3337-x16 - 12 Bit 6.4 GS/s (channel 0)											
Input Range			±200) mV		±500 mV						
Test signal frequency	10 MHz	40 MHz	70 MHz	240 MHz	600 MHz	1.2 GHz	10 MHz	40 MHz	70 MHz	240 MHz	600 MHz	1.2 GHz
SNR (typ)	53.1 dB	53.1 dB	53.0 dB	52.6 dB	51.9 dB	50.1 dB	53.8 dB	53.2 dB	53.4 dB	53.0 dB	52.4 dB	50.3 dB
THD (typ)	-63.8 dB	-63.8 dB	-62.0 dB	-62.3 dB	-56.9 dB	-56.7 dB	-61.6 dB	-62.1 dB	-61.6 dB	-61.6 dB	-59.8 dB	-59.8 dB
SFDR (typ), incl. harm.	62.0 dB	61.6 dB	62.4 dB	62.5 dB	59.7 dB	57.2 dB	62.5 dB	64.2 dB	60.7 dB	62.2 dB	58.1 dB	60.0 dB
SFDR (typ), excl. harm.	62.0 dB	61.6 dB	62.6 dB	62.6 dB	64.5 dB	58.7 dB	65.0 dB	66.3 dB	60.6 dB	65.1 dB	58.1 dB	60.1 dB
SINAD/THD+N (typ)	52.8 dB	52.6 dB	52.3 dB	52.5 dB	51.6 dB	49.6 dB	53.4 dB	53.6 dB	52.8 dB	53.0 dB	51.9 dB	50.0 dB
ENOB (SINAD)	8.5 LSB	8.5 LSB	8.4 LSB	8.4 LSB	8.3 LSB	8.0 LSB	8.6 LSB	8.6 LSB	8.5 LSB	8.6 LSB	8.3 LSB	8.0 LSB
ENOB (SNR)	8.5 LSB	8.6 LSB	8.6 LSB	8.5 LSB	8.3 LSB	8.0 LSB	8.7 LSB	8.6 LSB	8.6 LSB	8.6 LSB	8.5 LSB	8.0 LSB

				M5i.3330	-x16 and M	15i.3337-x	16 - 12 Bit (6.4 GS/s (cl	hannel 0)			
Input Range			±l	٧					±2.	5 V		
Test signal frequency	10 MHz	40 MHz	70 MHz	240 MHz	600 MHz	1.2 GHz	10 MHz	40 MHz	70 MHz	240 MHz	600 MHz	1.2 GHz
SNR (typ)	53.4 dB	53.6 dB	53.3 dB	53.4 dB	52.5 dB	50.3 dB	53.5 dB	52.9 dB	53.5 dB	53.4 dB	51.9 dB	52.3 dB
THD (typ)	-63.8 dB	-63.5 dB	-63.5 dB	-62.6 dB	-59.9 dB	-59,7 dB	-64.0 dB	-61.0 dB	-61.2 dB	-60.9 dB	-58.9 dB	-59.5 dB
SFDR (typ), incl. harm.	62.0 dB	63.3 dB	65.1 dB	58.1 dB	60.4 dB	53.0 dB	62.2 dB	60.9 dB	63.6 dB	62.2 dB	58.7 dB	58.8 dB
SFDR (typ), excl. harm.	62.0 dB	63.4 dB	66.3 dB	58.1 dB	60.8 dB	53.0 dB	62.2 dB	53.9 dB	63.5 dB	63.0 dB	59.4 dB	58.9 dB
SINAD/THD+N (typ)	53.0 dB	53.2 dB	53.1 dB	52.6 dB	51.8 dB	49.6 dB	53.1 dB	52.9 dB	53.1 dB	52.9 dB	51.6 dB	51.5 dB
ENOB (SINAD)	8.5 LSB	8.5 LSB	8.6 LSB	8.4 LSB	8.3 LSB	8.0 LSB	8.5 LSB	8.5 LSB	8.6 LSB	8.5 LSB	8.3 LSB	8.3 LSB
enob (SNR)	8.6 LSB	8.6 LSB	8.6 LSB	8.6 LSB	8.5 LSB	8.1 LSB	8.6 LSB	8.6 LSB	8.6 LSB	8.6 LSB	8.3 LSB	8.4 LSB

Dynamic Parameters 3.2 GS/s models

		M5i.3321-x16 - 12 Bit 3.2 GS/s										
Input Range	±200 mV						±500 mV					
Test signal frequency	10 MHz	40 MHz	70 MHz	240 MHz	600 MHz	10 MHz	40 MHz	70 MHz	240 MHz	600 MHz		


					M5i.3321-	x16 -	12 Bit 3.2 G	S/s				
SNR (typ)	54.1 dB	54.4 dB	54.7 dB	54.5 dB	54.5 dB		54.8 dB	55.0 dB	54.8 dB	54.6 dB	54.9 dB	
THD (typ)	-64.3 dB	-63.4 dB	-62.3 dB	-61.1 dB	-59.5 dsB		-61.5 dB	-62.0 dB	-66.5 dB	-61.7 dB	-57.5 dB	
SFDR (typ), incl. harm.	64.7 dB	65.4 dB	63.5 dB	61.9 dB	61.8 dB		72.9 dB	64.9 dB	65.6 dB	62.1 dB	60.3 dB	
SFDR (typ), excl. harm.	65.1 dB	73.8 dB	71.6 dB	72.5 dB	69.7 dB		65.6 dB	72.8 dB	65.8 dB	69.1 dN	67.7 dB	
SINAD/THD+N (typ)	53.7 dB	53.9 dB	54.0 dB	53.6 dB	53.3 dB		54.0 dB	54.2 dB	54.6 dB	53.9 dB	52.9 dB	
enob (Sinad)	8.6 LSB	8.7 LSB	8.7 LSB	8.5 LSB	8.6 LSB		8.7 LSB	8.7 LSB	8.8 LSB	8.7 LSB	8.5 LSB	
ENOB (SNR)	8.7 LSB	8.7 LSB	8.8 LSB	8.8 LSB	8.8 LSB		8.8 LSB	8.8 LSB	8.8 LSB	8.8 LSB	8.8 LSB	

	M5i.3321-x16 - 12 Bit 3.2 G5/s											
Input Range			±l	٧			±2.5 V					
Test signal frequency	10 MHz	40 MHz	70 MHz	240 MHz	600 MHz		10 MHz	40 MHz	70 MHz	240 MHz	600 MHz	
SNR (typ)	55.3 dB	55.3 dB	54.8 dB	54.8 dB	54.9 dB		54.8 dB	55.3 dB	54.8 dB	54.8 dB	54.9 dB	
THD (typ)	-63.8 dB	-63.8 dB	-59.5 dB	-62.5 dB	-57.8 dB		-63.4 dB	-63.8 dB	-59.5 dB	-62.5 dB	-57.8 dB	
SFDR (typ), incl. harm.	64.5 dB	66.3 dB	60.7 dB	63.5 dB	60.4 dB		62.5 dB	66.3 dB	60.7 dB	63.5 dB	60.4 dB	
SFDR (typ), excl. harm.	65.3 dB	73.2 dB	67.4 dB	71.0 dB	68.9 dB		62.7 dB	73.2 dB	67.4 dB	71.0 dB	68.9 dB	
SINAD/THD+N (typ)	54.2 dB	54.8 dB	53.6 dB	54.1 dB	53.1 dB		54.2 dB	54.8 dB	53.6 dB	54.1 dB	53.1 dB	
ENOB (SINAD)	8.7 LSB	8.8 LSB	8.6 LSB	8.7 LSB	8.5 LSB		8.7 LSB	8.8 LSB	8.6 LSB	8.7 LSB	8.5 LSB	
ENOB (SNR)	8.9 LSB	8.9 LSB	8.8 LSB	8.8 LSB	8.8 LSB		8.8 LSB	8.9 LSB	8.8 LSB	8.8 LSB	8.8 LSB	

Dynamic parameters are measured at ± 1 V input range (if no other range is stated) and 50 Ω termination with the samplerate specified in the table. Measured parameters are averaged 20 times to get typical values. Test signal is a pure sine wave generated by a signal generator and a matching bandpass filter. Amplitude is >99% of FSR. SNR and RMS noise parameters may differ depending on the quality of the used PC. SNR = Signal to Noise Ratio, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range, SINAD = Signal Noise and Distortion, ENOB = Effective Number of Bits.

RMS Noise Level (Zero Noise)

		M5i.3360-x16 and M5i.336	7-x16 - 12 Bit 10 GS/s (Ch	
Input Range	±200 mV	±500 mV	±1	±2.5 V
Voltage resolution (1 LSB)	97 uV	244 uV	488 uV	1.22 mV
DC, fixed 50 Ω , typical	3.9 LSB 381 uV	3.8 LSB 928 uV	4.3 LSB 2,1 mV	4.3 LSB 5.3 mV
	Ш	M5i.3360-x16 and N	15i.3367-x16 - 12 Bit 5 GS/	s
Input Range	±200 mV	±500 mV	±1	±2.5 V
Voltage resolution (1 LSB)	97 uV	244 uV	488 uV	1.22 mV
DC, fixed 50 Ω, typical	4.1 LSB 398 uV	3.4 LSB 830 uV	3.6 LSB 1.8 mV	3.4 LSB 4.1 mV
		M5i.3350-x16 and M5i.335	67-x16 - 12 Bit 10 GS/s (Ch	annel 0)
Input Range	±200 mV	±500 mV	±l	±2.5 V
Voltage resolution (1 LSB)	97 uV	244 uV	488 uV	1.22 mV
DC, fixed 50 Ω, typical	3.9 LSB 381 uV	3.8 LSB 928 uV	4.3 LSB 2,1 mV	4.3 LSB 5.3 mV
	Ш	M5i.3350-x16 and N	15i.3357-x16 - 12 Bit 5 GS/	s
Input Range	±200 mV	±500 mV	±1	±2.5 V
Voltage resolution (1 LSB)	97 uV	244 uV	488 uV	1.22 mV
DC, fixed 50 Ω, typical	4.0 LSB 391 uV	3.3 LSB 806 uV	3.6 LSB 1.8 mV	2.9 LSB 3.5 mV
		45i.3330-x16 and M5i.333	7-x16 - 12 Bit 6.4 GS/s (Ch	annel 0)
Input Range	+200 mV	±500 mV	±]	±2.5 V
Voltage resolution (1 LSB)	97 uV	244 uV	 488 uV	1.22 mV
DC, fixed 50 Ω , typical	3.7 LSB 361 uV	3.0 LSB 732 uV	3.8 LSB 1.9 mV	3.5 LSB 4.3 mV
		M5i.3330-x16 and M	5i.3337-x16 - 12 Bit 3.2 GS	
Input Range	+200 mV	±500 mV	±]	±2.5 V
Voltage resolution (1 LSB)	97 uV	244 uV	488 uV	1.22 mV
DC, fixed 50 Ω , typical	3.0 LSB 293 uV	2.8 LSB 684 uV	3.0 LSB 1.5 mV	2.7 LSB 3.3 mV
,	11	ļ	ļ	I
		M5i.3321-x	16 - 12 Bit 3.2 GS/s	
Input Range	±200 mV	±500 mV	±l	±2.5 V
Voltage resolution (1 LSB)	97 uV	244 uV	488 uV	1.22 mV
DC, fixed 50 Ω , typical	2.8 LSB 273 uV	2.3 LSB 562 uV	2.3 LSB 1.1 mV	2.9 LSB 3.5 mV



<u>Hardware block diagram</u>

Order Information

The card is delivered with 2 GSample on-board memory and supports standard acquisition (Scope), FIFO acquisition (streaming), Multiple Recording and Timestamps. Operating system drivers for Windows/Linux 32 bit and 64 bit, examples for C/C++, LabVIEW (Windows), MATLAB (Windows and Linux), IVI, .NET, Delphi, Java, Python, Julia and a Base license of the oscilloscope software SBench 6 are included.

Adapter cables are not included. Please order separately!

PCI Express x16	Order no.	Bandwidth	Standard mem	1 channel	2 channels		
•	M5i.3321-x16	1 GHz	2 GSamples	3.2 GS/s	3.2 GS/s		
	M5i.3330-x16	2 GHz	2 GSamples	6.4 GS/s			
	M5i.3337-x16	2 GHz	2 GSamples	6.4 GS/s	3.2 GS/s		
	M5i.3350-x16	3 GHz	2 GSamples	10.0 GS/s			
	M5i.3357-x16	3 GHz	2 GSamples	10.0 GS/s	5.0 GS/s		
	M5i.3360-x16	4.7 GHz	2 GSamples	10.0 GS/s			
	M5i.3367-x16	4.7 GHz	2 GSamples	10.0 GS/s	5.0 GS/s		
Options	Order no.	Option					
-	M5i.xxxx-MEM8GS	Optional m	emory extension to	8 GSamples (16 GI	Bytes)		
	M5i.3321-inptd				, .	th smooth step respo	nse.
Firmware Options	Order no.	Option					
-	M5i.xxxx-spavg	Signal Proc	essing Firmware Op	otion: Block Average	e with TDA (later firm	nware-upgrade availe	able)
Services	Order no.						
<u>Jervices</u>	Recal	Pocalibratio	n at Spectrum incl	calibration protocol	1		
	Kecul	Recalibratio	a specirum moi.				
Standard Cables		(Order no.				
	for Connections	Length 1	o BNC male	to BNC female	to SMA male	to SMA female	to SMB female
	Analog/Clk/Trig/XIO		Cab-3mA-9m-80	Cab-3mA-9f-80	Cab-3mA-3mA-80		Cab-3f-3mA-80
	Analog/Clk/Trig/XIO	200 cm	Cab-3mA-9m-200	Cab-3mA-9f-200	Cab-3mA-3mA-200	1	Cab-3f-3mA-200
	Probes (short)	5 cm		Cab-3mA-9f-5			
	Information						of 0.3 dB/m at 100 MHz and
		0.5 dB/m d	at 250 MHz. For hig	gh speed signals we	e recommend the low	/ loss cables series C	HF
Low Loss Cables	Order No.	Option					
LOW LOSS Caples	CHF-3mA-3mA-200		bles SMA male to S	MA male 200 cm			
	CHF-3mA-9m-200		bles SMA male to B				
	Information				cables and have an	attenuation of 0.3 d	B/m at 500 MHz and
						of 200 MHz and abo	
Amplifiers	Order no.	Bandwidth	Connection	Input Impede	ance Coupling	Amplification	
•	SPA.1841 (2)	2 GHz	SMA	50 Ohm	AC	x100 (40 dB)	
	SPA.1801 (2)	2 GHz	SMA	50 Ohm	AC	x10 (20 dB)	
	SPA.1601 (2)	500 MHz	BNC	50 Ohm	DC	x10 (20 dB)	
	Information				emale connections o		manually adjustable offset, man-
		ually switch	able settings. An ex	ternal power supply	y for 100 to 240 VA	C is included. Please	be sure to order an adapter
		cable match	ning the amplitier co	onnector type and m	natching the connected	or type for your A/D	card input.
Software SBenchó	Order no.						
	SBenchó	Base versio	n included in delive	ry. Supports standa	rd mode for one car	d.	
	SBench6-Pro			, ,,	ort/import, calculati		
	SBench6-Multi					ized cards in one sys	stem.
	Volume Licenses		, Spectrum for details		, ,	,	
Software Options	Order no.						
	SPc-RServer	Remote Ser	ver Software Packa	ae - LAN remote ac	cess for M2i/M3i/M	M4i/M4x/M2p/M5i	cards
	SPc-SCAPP			-		ansfer between Spec	
				IA activation and ex			
(1) : Just one of the entions can be	والمعالية والمعا						

⁽¹⁾: Just one of the options can be installed on a card at a time.

(2) : Third party product with warranty differing from our export conditions. No volume rebate possible.

Technical changes and printing errors possible

Iechnical changes and printing errors possible Search, digitizerNETBOX, generatorNETBOX and hybridNETBOX are registered trademarks of Spectrum Instrumentation GmbH. Microsoft, Visual C++, Windows, Windows V8, Windows NT, Windows X000, Windows XP, Windows Vista, Windows 7, Windows 8, Windows 10 and Windows 11 are trademarks/registered trademarks of Microsoft Corporation. LabVIEW, DASVLab, Diadem and LabWindows/CVI are trademarks/registered trademarks of National Instruments Corporation. MATLAB is a trademark/registered trademarks of The Mathworks, Inc. Delphi and C++ Builder are trademarks/registered trademarks of Embarcadero Technologies, Inc. NI is a registered trademark of IV Foundation. Oracle and Java are registered trademarks of Python is a trademark/registered trademark/registered trademark of Julia Computing, Inc. PCle, PCI Express and PCLX and PCI-SIG are trademarks of PCI-SIG. UXI is a registered trademark of the LXI Consortium. PICMG and CompactPCI are trademarks of the PCI Industrial Com-putation Manufacturers Group. Intel and Intel Core i3, Core i5, Core i7, Core i9 and Xeon are trademark and/or registered trademarks of Intel Corporation. AMD, Opteron, Sempron, Phenom, FX, Ryzen and EPYC are trademarks of NVIDIA Corporation. AVD, Copteron, Sempron, Phenom, FX, Ryzen and EPYC are trademarks of NVIDIA Corporation.